
- Timing From Microseconds to Hours
- Astable or Monostable Operation
- Adjustable Duty Cycle
- TTL-Compatible Output Can Sink or Source Up To 200 mA

description/ordering information

These devices are precision timing circuits capable of producing accurate time delays or oscillation. In the time-delay or monostable mode of operation, the timed interval is controlled by a single external resistor and capacitor network. In the astable mode of operation, the frequency and duty cycle can be controlled independently with two external resistors and a single external capacitor.

The threshold and trigger levels normally are two-thirds and one-third, respectively, of V_{CC} . These levels can be altered by use of the control-voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset and



the output is low. The reset (RESET) input can override all other inputs and can be used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset and the output goes low. When the output is low, a low-impedance path is provided between discharge (DISCH) and ground.

The output circuit is capable of sinking or sourcing current up to 200 mA. Operation is specified for supplies of 5 V to 15 V. With a 5-V supply, output levels are compatible with TTL inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SLFS022D - SEPTEMBER 1973 - REVISED JUNE 2003

та	V _{THRES} MAX V _{CC} = 15 V	PACK	AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING			
		PDIP (P)	Tube of 50	NE555P	NE555P			
			Tube of 75	NE555D	NE555			
0°C to 70°C	44.01/	SOIC (D)	Reel of 2500	NE555DR	INESSS			
0.010 10 10.0	11.2 V	SOP (PS)	Reel of 2000	NE555PSR	N555			
		TSSOP (PW)	Tube of 150	NE555PW	NEEE			
			Reel of 2000	NE555PWR	N555			
	11.2 V	PDIP (P)	Tube of 50	SA555P	SA555P			
–40°C to 85°C			Tube of 75	SA555D	SA555			
		SOIC (D)	Reel of 2000	SA555DR	5A555			
		PDIP (P)	Tube of 50	SE555P	SE555P			
−55°C to 125°C	10.6 V		Tube of 75	SE555D	SE555D			
		SOIC (D)	Reel of 2500	SE555DR	35000			
		CDIP (JG)	Tube of 50	SE555JG	SE555JG			
		LCCC (FK)	Tube of55	SE555FK	SE555FK			

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE


RESET	TRIGGER VOLTAGE [‡]	THRESHOLD VOLTAGE [‡]	OUTPUT	DISCHARGE SWITCH
Low	Irrelevant	Irrelevant	Low	On
High	<1/3 V _{DD}	Irrelevant	High	Off
High	>1/3 V _{DD}	>2/3 V _{DD}	Low On	
High	>1/3 V _{DD}	<2/3 V _{DD}	As previously establishe	

[‡] Voltage levels shown are nominal.



SLFS022D - SEPTEMBER 1973 - REVISED JUNE 2003

functional block diagram



Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: RESET can override TRIG, which can override THRES.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1) Input voltage (CONT, RESET, THRES, and TRIG)		Vcc
Output current		
Package thermal impedance, θ_{JA} (see Notes 2 and 3):		
	P package 85°0	C/W
	PS package	C/W
	PW package 149°	C/W
Package thermal impedance, θ_{JC} (see Notes 4 and 5):		
	JG package 14.5°	C/W
Operating virtual junction temperature, T ₁		O°C
Case temperature for 60 seconds: FK package		
Lead temperature 1,6 mm (1/16 inch) from case for 10		
Lead temperature 1,6 mm (1/16 inch) from case for 60		
Storage temperature range, T _{stq}		
		00

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

2. Maximum power dissipation is a function of T_J(max), θ_{JA} , and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_J(max) - T_A)/ θ_{JA} . Operating at the absolute maximum T_J of 150°C can affect reliability.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

4. Maximum power dissipation is a function of $T_J(max)$, θ_{JC} , and T_C . The maximum allowable power dissipation at any allowable case temperature is $P_D = (T_J(max) - T_C)/\theta_{JC}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

5. The package thermal impedance is calculated in accordance with MIL-STD-883.



recommended operating conditions

			MIN	MAX	UNIT
Vcc	Supply voltage	SA555, NE555	4.5	16	V
	Supply voltage	SE555	4.5	18	v
VI Input voltage (CONT, RESET, THRES, and TRIG)					V
IO	Output current			±200	mA
		NE555	0	70	
Т _А	Operating free-air temperature	SA555	-40	85	°C
	SE555				



electrical characteristics, V_{CC} = 5 V to 15 V, T_A = 25°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SE555			NE555 SA555			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
	V _{CC} = 15 V		9.4	10	10.6	8.8	10	11.2	M	
THRES voltage level	V _{CC} = 5 V		2.7	3.3	4	2.4	3.3	4.2	V	
THRES current (see Note 6)				30	250		30	250	nA	
			4.8	5	5.2	4.5	5	5.6	- v	
TRIG voltage level	V _{CC} = 15 V	$T_A = -55^{\circ}C$ to $125^{\circ}C$	3		6					
TRIG vollage level			1.45	1.67	1.9	1.1	1.67	2.2		
	$V_{CC} = 5 V$	$T_A = -55^{\circ}C$ to $125^{\circ}C$			1.9					
TRIG current	TRIG at 0 V			0.5	0.9		0.5	2	μA	
			0.3	0.7	1	0.3	0.7	1	V	
RESET voltage level	T _A = -55°C to 125°C)			1.1				V	
	RESET at V _{CC}			0.1	0.4		0.1	0.4		
RESET current	RESET at 0 V			-0.4	-1		-0.4	-1.5	mA	
DISCH switch off-state current				20	100		20	100	nA	
	V _{CC} = 15 V V _{CC} = 5 V		9.6	10	10.4	9	10	11	v	
		$T_A = -55^{\circ}C$ to $125^{\circ}C$	9.6		10.4					
CONT voltage (open circuit)			2.9	3.3	3.8	2.6	3.3	4		
		$T_A = -55^{\circ}C$ to $125^{\circ}C$	2.9		3.8					
	V _{CC} = 15 V,			0.1	0.15		0.1	0.25	75	
	$I_{OL} = 10 \text{ mA}$	$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.2					
	V _{CC} = 15 V, I _{OL} = 50 mA			0.4	0.5		0.4	0.75		
		$T_A = -55^{\circ}C$ to $125^{\circ}C$			1					
	V _{CC} = 15 V,			2	2.2		2	2.5		
	$I_{OL} = 100 \text{ mA}$	$T_A = -55^{\circ}C$ to $125^{\circ}C$			2.7					
Low-level output voltage	V _{CC} = 15 V,	I _{OL} = 200 mA		2.5			2.5		V	
	V _{CC} = 5 V, I _{OL} = 3.5 mA	$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.35					
	V _{CC} = 5 V,			0.1	0.2		0.1	0.35		
	$I_{OL} = 5 \text{ mA}$	$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.8					
	V _{CC} = 5 V,	I _{OL} = 8 mA		0.15	0.25		0.15	0.4		
	V _{CC} = 15 V,		13	13.3		12.75	13.3			
High-level output voltage	$I_{OH} = -100 \text{ mA}$	$T_A = -55^{\circ}C$ to $125^{\circ}C$	12							
	V _{CC} = 15 V,	I _{OH} = -200 mA		12.5			12.5		V	
	V _{CC} = 5 V,		3	3.3		2.75	3.3			
	$I_{OH} = -100 \text{ mA}$	$T_A = -55^{\circ}C$ to $125^{\circ}C$	2						1	
	Output low,	V _{CC} = 15 V		10	12		10	15		
Current current	No load	V _{CC} = 5 V		3	5		3	6		
Supply current	Output high,	V _{CC} = 15 V		9	10		9	13	m/	
	No load	V _{CC} = 5 V		2	4		2	5	1	

NOTE 6: This parameter influences the maximum value of the timing resistors R_A and R_B in the circuit of Figure 12. For example, when $V_{CC} = 5 \text{ V}$, the maximum value is $R = R_A + R_B \approx 3.4 \text{ M}\Omega$, and for $V_{CC} = 15 \text{ V}$, the maximum value is 10 M Ω .



operating characteristics, V_{CC} = 5 V and 15 V

PARAMETER		TEST CONDITIONS [†]	SE555		NE555 SA555			UNIT		
			MIN	TYP	MAX	MIN	TYP	MAX		
Initial error	Each timer, monostable§	$T_{\rm e} = 25^{\circ}C$		0.5	1.5*		1	3	%	
of timing interval‡	Each timer, astable¶	T _A = 25°C		1.5			2.25			
Temperature coefficient of timing interval	Each timer, monostable§	$T_A = MIN$ to MAX		30	100*		50		ppm/°C	
	Each timer, astable¶			90			150			
Supply-voltage sensitivity	Each timer, monostable§	T 0500		0.05	0.2*		0.1	0.5	0/ 0/	
of timing interval	Each timer, astable¶	T _A = 25°C		0.15			0.3		%/V	
Output-pulse rise time		C _L = 15 pF, T _A = 25°C		100	200*		100	300	ns	
Output-pulse fall time		C _L = 15 pF, T _A = 25°C		100	200*		100	300	ns	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


[‡] Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run.

§ Values specified are for a device in a monostable circuit similar to Figure 9, with the following component values: $R_A = 2 k\Omega$ to 100 k Ω , $C = 0.1 \mu F$.

I Values specified are for a device in an astable circuit similar to Figure 12, with the following component values: $R_A = 1 \ k\Omega$ to 100 k Ω , $C = 0.1 \ \mu$ F.




TYPICAL CHARACTERISTICS[†]



[†]Data for temperatures below 0°C and above 70°C are applicable for SE555 circuits only.





TYPICAL CHARACTERISTICS[†]


[†]Data for temperatures below 0°C and above 70°C are applicable for SE555 series circuits only.



APPLICATION INFORMATION

monostable operation

For monostable operation, any of these timers can be connected as shown in Figure 9. If the output is low, application of a negative-going pulse to the trigger (TRIG) sets the flip-flop (\overline{Q} goes low), drives the output high, and turns off Q1. Capacitor C then is charged through R_A until the voltage across the capacitor reaches the threshold voltage of the threshold (THRES) input. If TRIG has returned to a high level, the output of the threshold comparator resets the flip-flop (\overline{Q} goes high), drives the output low, and discharges C through Q1.




Pin numbers shown are for the D, JG, P, PS, and PW packages.

Figure 9. Circuit for Monostable Operation


Monostable operation is initiated when TRIG voltage falls below the trigger threshold. Once initiated, the sequence ends only if TRIG is high at the end of the timing interval. Because of the threshold level and saturation voltage of Q1, the output pulse duration is approximately $t_W = 1.1R_AC$. Figure 11 is a plot of the time constant for various values of R_A and C. The threshold levels and charge rates both are directly proportional to the supply voltage, V_{CC}. The timing interval is, therefore, independent of the supply voltage, so long as the supply voltage is constant during the time interval.

Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges C and reinitiates the cycle, commencing on the positive edge of the reset pulse. The output is held low as long as the reset pulse is low. To prevent false triggering, when RESET is not used, it should be connected to V_{CC} .



Time – 0.1 ms/div

Figure 10. Typical Monostable Waveforms






SLFS022D - SEPTEMBER 1973 - REVISED JUNE 2003

APPLICATION INFORMATION

astable operation

As shown in Figure 12, adding a second resistor, R_{B_1} to the circuit of Figure 9 and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multivibrator. The capacitor C charges through R_A and R_B and then discharges through R_B only. Therefore, the duty cycle is controlled by the values of R_A and R_B .

This astable connection results in capacitor C charging and discharging between the threshold-voltage level ($\approx 0.67 \times V_{CC}$) and the trigger-voltage level ($\approx 0.33 \times V_{CC}$). As in the monostable circuit, charge and discharge times (and, therefore, the frequency and duty cycle) are independent of the supply voltage.



Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: Decoupling CONT voltage to ground with a capacitor can improve operation. This should be evaluated for individual applications.

Figure 12. Circuit for Astable Operation






Figure 13. Typical Astable Waveforms



APPLICATION INFORMATION

astable operation (continued)

Figure 13 shows typical waveforms generated during astable operation. The output high-level duration t_H and low-level duration t_I can be calculated as follows:

$$t_{H} = 0.693 (R_{A} + R_{B}) C$$

 $t_{L} = 0.693 (R_{B}) C$

Other useful relationships are shown below.

period =
$$t_H + t_L = 0.693 (R_A + 2R_B) C$$

frequency $\approx \frac{1.44}{(R_A + 2R_B) C}$

Output driver duty cycle = $\frac{t_L}{t_H + t_L} = \frac{R_B}{R_A + 2R_B}$

Output waveform duty cycle

$$= \frac{t_{H}}{t_{H} + t_{L}} = 1 - \frac{R_{B}}{R_{A} + 2R_{B}}$$
$$t_{I} \qquad R_{B}$$

Low-to-high ratio = $\frac{L}{t_H} = \frac{R_A + R_B}{R_A + R_B}$




Figure 14. Free-Running Frequency




SLFS022D - SEPTEMBER 1973 - REVISED JUNE 2003

APPLICATION INFORMATION


missing-pulse detector

The circuit shown in Figure 15 can be used to detect a missing pulse or abnormally long spacing between consecutive pulses in a train of pulses. The timing interval of the monostable circuit is retriggered continuously by the input pulse train as long as the pulse spacing is less than the timing interval. A longer pulse spacing, missing pulse, or terminated pulse train permits the timing interval to be completed, thereby generating an output pulse as shown in Figure 16.



Pin numbers shown are shown for the D, JG, P, PS, and PW packages.

Figure 15. Circuit for Missing-Pulse Detector



Time – 0.1 ms/div

Figure 16. Completed-Timing Waveforms for Missing-Pulse Detector



SLFS022D - SEPTEMBER 1973 - REVISED JUNE 2003

APPLICATION INFORMATION

frequency divider

By adjusting the length of the timing cycle, the basic circuit of Figure 9 can be made to operate as a frequency divider. Figure 17 shows a divide-by-three circuit that makes use of the fact that retriggering cannot occur during the timing cycle.







Figure 17. Divide-by-Three Circuit Waveforms

pulse-width modulation

The operation of the timer can be modified by modulating the internal threshold and trigger voltages, which is accomplished by applying an external voltage (or current) to CONT. Figure 18 shows a circuit for pulse-width modulation. A continuous input pulse train triggers the monostable circuit, and a control signal modulates the threshold voltage. Figure 19 shows the resulting output pulse-width modulation. While a sine-wave modulation signal is illustrated, any wave shape could be used.



SLFS022D - SEPTEMBER 1973 - REVISED JUNE 2003



Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.

Figure 18. Circuit for Pulse-Width Modulation

 $R_A = 3 k\Omega$ C = 0.02 μF $R_L = 1 k\Omega$ See Figure 18 Modulation Input Voltage Voltage – 2 V/div **Clock Input** Voltage Output Voltage Capacitor Voltage


Time - 0.5 ms/div

Figure 19. Pulse-Width-Modulation Waveforms

pulse-position modulation

As shown in Figure 20, any of these timers can be used as a pulse-position modulator. This application modulates the threshold voltage and, thereby, the time delay, of a free-running oscillator. Figure 21 shows a triangular-wave modulation signal for such a circuit; however, any wave shape could be used.


APPLICATION INFORMATION




Pin numbers shown are for the D, JG, P, PS, and PW packages.

NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.










SLFS022D – SEPTEMBER 1973 – REVISED JUNE 2003

APPLICATION INFORMATION


sequential timer

Many applications, such as computers, require signals for initializing conditions during start-up. Other applications, such as test equipment, require activation of test signals in sequence. These timing circuits can be connected to provide such sequential control. The timers can be used in various combinations of astable or monostable circuit connections, with or without modulation, for extremely flexible waveform control. Figure 22 shows a sequencer circuit with possible applications in many systems, and Figure 23 shows the output waveforms.



Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: S closes momentarily at t = 0.





t – Time – 1 s/div


Figure 23. Sequential Timer Waveforms



MCER001A - JANUARY 1995 - REVISED JANUARY 1997



CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8




MLCC006B - OCTOBER 1996

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER


28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004

MPDI001A - JANUARY 1995 - REVISED JUNE 1999



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm




MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

λbλ

B. This drawing is subject to change without notice.

/C Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.




MPDI008 - OCTOBER 1994

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-011
- D. Falls within JEDEC MS-015 (32 pin only)



MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products & application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Tex

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated