SN54LS381A, SN54S381, SN74LS381A, SN54LS382A, SN74LS382A, SN74S381 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDLS168 - JANUARY 1981 - REVISED MARCH 1988

PIN DESIGNATIONS

DESIGNATION	PIN NOS.	FUNCTION
A3, A2, A1, A0	17, 19, 1, 3	WORD A INPUTS
B3, B2, B1, B0	16, 18, 2, 4	WORD B INPUTS
S2, S1, S0	7, 6, 5	FUNCTION-SELECT
32, 31, 30	7, 0, 5	INPUTS
		CARRY INPUT FOR
Cn	15	ADDITION, INVERTED
Cn	15	CARRY INPUT FOR
		SUBTRACTION
F3, F2, F1, F0	12, 11, 9, 8	FUNCTION OUTPUTS
-('LS381A	14	ACTIVE-LOW CARRY
'S381 ONLY)	14	PROPAGATE OUTPUT
G ('LS381A	13	ACTIVE-LOW CARRY
'\$381 ONLY)	13	GENERATE OUTPUT
('LS382A	14	RIPPLE-CARRY
Cn + 4 ONLY)	14	OUTPUT
OVR ('LS382A	13	OVERFLOW
OVR ONLY)	13	OUTPUT
Vcc	20	SUPPLY VOLTAGE
GND	10	GROUND

- Fully Parallel 4-Bit ALUs in 20-Pin Package for 0.300-Inch Row Spacing
- Ideally Suited for High-Density Economical Processors
- 'LS381A and 'S381 Feature G and P Outputs for Look-Ahead Carry Cascading
- 'LS382A Features Ripple Carry (C_{n+4}) and Overflow (OVR) Outputs
- Arithmetic and Logic Operations Selected Specifically to Simplify System Implementation:

A Minus B

B Minus A

A Plus B

and Five Other Functions

SN54LS381A, SN54S381 . . . J OR W PACKAGE SN54LS381A, SN54S381 SN74LS381A, SN74S381 . . . DW OR N PACKAGE ... FK PACKAGE (TOP VIEW) (TOP VIEW) A2 VCC A1 0 20 VCC 19 🗆 A2 B1 🛛 2 18 B2 A0∏3 17 🗖 A3 B0 ☐ 4 B0 🛮 4 18 [] S0[]5 16 🗌 B3 S0] 5 A3 17 🛮 S1[]6 15 Cn В3 S1] 6 16 [] 14 🔲 P S2[]7 S2 🛮 7 15 🛛 C_n 13 🔲 Ğ F0□8 F0 [] 8 14 F1 🛮 9 12 F3 GND ☐ 10 11 ∏F2 SN54LS382A . . . J OR W PACKAGE SN54LS382A . . . FK PACKAGE SN74LS382A . . . DW OR N PACKAGE (TOP VIEW) (TOP VIEW) A2 VCC A1 1 1 20 VCC 19 A2 A0 🔲 3 18 B2 B0 3 4 80∏4 17 A3 S0] 5 17 A3 S0 ∏5 16 B3 S1 [] 6 16 B3 15 🛮 C_n 15 [] C_n S1 0 S2 🛛 7 14 Cn + 4 14 [C_{n+4} F0 [] 8 S2 7 F0 [8 13 OVR 10 11 12 13 F1 ∏9 12 | F3

FUNCTION TABLE

SEI	ECTI	ON	ARITHMETIC/LOGIC
S2	S1	S0	OPERATION
L	L	٦	CLEAR
L	L	Н	B MINUS A
L	Н	L	A MINUS B
L	Н	Н	A PLUS B
н	L	L	A (+) B
Н	L	н	A + B
н	Н	L	AB
Н	Н	Н	PRESET

H = high level, L = low level

description

The 'LS381A, 'S381 and 'LS382A are low-power Schottky and Schottky TTL arithmetic logic units (ALUs)/function generators that perform eight binary arithmetic/logic operations on two 4-bit words as shown in the function table. The exclusive-OR, AND, or OR function of the two Boolean variables is provided without the use of external circuitry. Also, the outputs can be cleared (low) or preset (high) as desired. The 'LS381A and 'S381 provide two cascade outputs (\overline{P} and \overline{G} for expansion utilizing SN54S182/SN74S182 look-ahead carry generators. The 'LS382 provides a C_{n+4}) output to ripple the carry to the C_n input of the next stage. The 'LS382A detects and indicates two's complement overflow condition via the OVR output. The overflow output is logically equivalent to $C_{n+3} \oplus C_{n+4}$. When the 'LS382A is cascaded to handle word lengths longer than four bits in length, only the most significant overflow (OVR) output is used.

GND 10

11 🗌 F2

The SN54' family is characterized for operation over the full military temperature range of $-55\,^{\circ}$ C to 125 °C. The SN74' family is characterized for operation from 0 °C to 70 °C.



SN54LS381A, SN54S381, SN74LS381A, SN54LS382A, SN74LS382A, SN74S381 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDLS168 - JANUARY 1981 - REVISED MARCH 1988

function table


Certain differences exist in the \overline{G} , \overline{P} ('LS381A, 'S381) and OVR, C_{n+4} ('LS382A) function table compared with similar parts from other technologies and other vendors. No differences exist in the arithmetic modes (B minus A, A minus B, and A plus B), where these outputs perform valuable cascade functions. There are slight differences in the other modes (CLEAR, A + B, A \oplus B, AB, and PRESET), where these outputs are strictly ''don't care''.

This function table is a condensed version and assumes for A_n that A0, A1, A2, and A3 inputs all agree and for B_n that B0, B1, B2, and B3 inputs all agree. This table is intended to point out the response of these \overline{G} , \overline{P} ('LS381A, 'S381) and OVR, C_{n+4} ('LS382A) outputs in all modes of operation to facilitate incoming inspection.

FUNCTION TABLE

ARITHMETIC/LOGIC			INS	PUTS				OUT	rPUTS		('LS381A, 'S	381)	(LS3	882A)	
OPERATION	S2	S1	SO	Cn	An	Bn	F3	F2	F1	FO	G	P	OVR	Cn+4	
CLEAR	L	L	L	Х	X	X	L	L.	L	L	Н	Н	L	L	
				L	L	L	н	н	Н	н	Н	L	L	L	
				L	L	н	н	н	Н	L	L	н	L	н	
				L	н	L	L	L	L	L	н.	н	L	L	
B MINUS A	L	L	н	L	н	н	н	н	Н	н	н	L	L	L.	
B WIINOS A	-	-		н	L	L	L	L	L	L	н	L	L	н	
				н	L	н	н	Н	н	н	L	н	L	н	
				н	н	L	L	L	L	н	н	н	L	L	
				Н	Н	Н	L		L	L	Н	L	L	н	
				L	L	L	н	Н	н	н	н	L	L	L	
				L	L	н	L	L	L	L	н	Н	L	L	
				L	Н	L	н	н	Н	L	L	Н	L	н	
A MINUS B	L	н	н ∟	н [L	Н	Н	н	Н	н	н	Н	L	L.	L
				н	L	L	L	L	L	L	Н	L	L	н	
				Н	L	н	L	L	L	н	Н	н	L	L	
				Н	Н	L	Н	н	н	Н	L	н	L	н	
				н	Н	Н	L	L	L	L	Н	L	L	Н	
				L	L	L	L	L	L	L	Н	н	L	L	
				L	L	н	Н	н	Н	Н	Н	L	L	L	
	ł			L	Н	L	Н	н	Н	н	Н	L.	L	L	
A PLUS B	L	н	н	L	н	н	Н	Н	Н	L	L	н	L	н	
				н	L	L	L	L	L	Н	н	Н	i.	L.	
				Н	L	н	L	L	L	Ł	Н	L	L	н	
				Н	н	L	L	L	L	L	Н	L	L	н	
	-			Н	Н	Н	Н	н	Н	н	L	Н	L	Н	
	İ			×	L	L	L	L	L	L	н	н	L	L	
	Į			L	L	н	н	Н	Н	н	H	L	L	L	
А⊕В	Н	L	Ł	н	L	н	Н	н	н	н	н	Ł	н	н	
	1			L	Н	L	Н	Н	Н	Н	Н	L.	L	L	
				н	Н	L	Н	н	Н	Н	Н	L	Н	н	
	<u> </u>			X	Н	Н	L	L	L	<u> </u>	Н	H	L	L	
				×	L	L	L	L	L	L	Н	н	L	L	
				L	L .	н	Н	н	н	н	Н	L	L	L	
A . B	l			H	L	н	H	Н	н	Н	Н	L.	Н .	н	
A + B	H	L	н	L	H	L	H	н	Н	н	H	L .	L	L	
				H	H	L H	H	н	Н	Н	Н	L	H	н	
				L	Н		1	Н	Н	Н	H	L	L	H L	
	+			X	H	H L	H	H L	H L	H L	Н	<u>L</u>	H	H L	
				l â	[Н	[L	L	L	"	н	[
АВ	L	ы	,	l x	Н	L	[L	L	L	" H	Н	[L	
70	Н	Н	L	l î	H	Н		Н	Н	Н	"			L	
				Н	"	н	"	н	н	н	"	L	L	L H	
	 			L	X	<u>ж</u>	H	Н Н	Н		Н	L L	+		
PRESET	Н	Н	н	Н	×	×	Н	н	н	н	Н	L	L H	L	
	1			I			l H	п	н	н	1 "	L	I H	н	






Pin numbers shown are for DW, J, N, and W packages.




logic diagram and schematics of inputs and outputs



Fin numbers shown are for DW, J, N, and W packages.




logic symbols†




[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, J, N, and W packages.




schematics of inputs and outputs


EQUIVALENT OF EACH INPUT




'LS381, 'LS382A



'S381





SN54LS381A, SN54S381, SN74LS381A, SN54LS382A, SN74LS382A, SN74S381 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDLS168 - JANUARY 1981 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 1)			 	7 V
Input voltage			 	7 V
Operating free-air temperature range:	SN54LS381A,	SN54LS382A	 	-55°C to 125°C
	SN74LS381A,	SN74LS382A	 	0°C to 70°C
Storage temperature range			 	-65°C to 150°C

NOTE 1: Voltage values are with respect to the network ground terminal.

recommended operating conditions

				SN54L	S'		LIMIT		
_			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIН	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
Іон	High-level output current				- 0.4			- 0.4	mA
	Low lavel output ourrent	G output of 'LS381A		16				16	
iOL	Low-level output current All other outputs		4			8	mA		
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED					SN54LS	; '		SN74LS	3'				
'	PARAMETER	<u> </u>	EST CONDITIO	NS	MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	UNIT			
VIK		V _{CC} = MIN,	$I_1 = -18 \text{ mA}$				- 1.5			- 1.5	٧			
V _{OH}		V _{CC} = MIN, I _{OH} = - 0.4 m/	V _{1H} = 2 V,	VIL = MAX,	2.5	3.4		2.7	3.4		V			
	G ('L\$381A)	V MIN	V = 2 V	I _{OL} = 16 mA		0.47	0.7		0.47	0.7				
VOL	Other outputs	$V_{CC} = MIN,$ $V_{IL} = MAX$	VIH - 2 V,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V			
	Other outputs	AIT - MAY		1 _{OL} = 8 mA					0.35	0.5				
1		V _{CC} = MAX,	V; = 7 V				0.1			0.1	mA			
	Any S						20			20				
1	Any A or B	Any A or B				100			100					
і ін	Cn ('LS381A)	V _{CC} = MAX,	V ₁ = 2.7 V	V - 2.7 V	V - 2.7 V	V - 2.7 V				80			80	μΑ
	Cn ('LS382A)	7					100			100				
	Any S						- 0.2			0.2				
. [Any A or B]	V = 0.4 V				- 1			- 1]			
IIL	Cn ('LS381A)	V _{CC} = MAX,	V = 0.4 V				- 0.8			- 0.8	mA			
	C _n ('LS382A)	7					- 0.8			- 0.8	Ì			
Ios§		V _{CC} = MAX			- 20		- 100	- 20		- 100	mA			
Icc		V _{CC} = MAX, All inputs grou	nded, outputs of	pen		35	65		35	65	mA			

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

SN54LS381A, SN54S381, SN74LS381A, SN54LS382A, SN74LS382A, SN74S381 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDLS168 - JANUARY 1981 - REVISED MARCH 1988

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM	то	T50T 00N	DITIONS	_ '	LS381/	4	,	LS382		CINIT		
PARAMETER	(INPUT)	(OUTPUT)	TEST CON	DITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT		
^t PLH	Cn	Any F				18	27		18	27			
tPHL	CII	Any F				14	21		14	21	ns		
^t PLH	A = 14 A = 14 B	Ī				20	30						
tpHL.	Any A or B	G				21	33				ns		
tPLH_	Any A or B	P				21	33				ns		
^t PHL_	Ally A of B					23	33						
tPLH .	A _i or B _i	Fi				20	30		20	30	ns		
tPHL_	7 0 5	' '				15	23		15	23	115		
^t PLH	S0, S1, S2	Fi				35	53		35	53	ns		
^t PHL	30, 31, 32	' 1	. 1				34	51		34	51	115	
tPLH .	S0, S1, S2	G or P	$R_L = 2 k\Omega$,	C ₁ = 15 nF		31	47				ns		
^t PHL	00, 01, 02	9 01 1	0011	2 01 1	11 2 132,	O[10 p.		32	48				113
t _{PLH}	Any A or B	C							28	42			
^t PHL	Ally A of B	C _{n+4}							26	39	ns		
^t PLH	Any A or B	OVR							23	35	ns		
[†] PHL	Ally A of B	OVII							27	41	115		
tPLH	S0, S1, S2	C _{n+4} or							38	57	ns		
tPHL_	00, 01, 02	OVR							36	54	//3		
tPLH		OVR							10	15			
^t PHL	∪n	C _n OVR							13	23	ns		
^t PLH	Cn	C							13	21			
^t PHL	_ on	C _{n+4}							11	20	ns		

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

SN54LS381A, SN54S381, SN74LS381A, SN54LS382A, SN74LS382A, SN74S381 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

SDLS168 - JANUARY 1981 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) Interemitter voltage (see Note 2) –65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

recommended operating conditions

	S	SN54S381			SN74S381			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			1		***	-1	mA	
Low-level output current, IOL			20			20	mA	
Operating free-air temperature, TA	-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS†	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
v_{IK}	Input clamp voltage		V _{CC} = MIN,	l ₁ = -18 mA			-1.2	V
Vон	High-level output voltage	SN54S381	V _{CC} = MIN,	V _{IH} = 2 V,	2.4	3.4		V
- 011		SN74S381	V _{IL} = 0.8 V,	$I_{OH} = -1 \text{ mA}$	2.7	3.4		V
VOL	Low-level output voltage		V _{CC} = MIN,	V _{IH} = 2 V,			0.5	,,
-01	2017 lovel output voltage		V _{IL} = 0.8 V,	$I_{OL} = 20 \text{ mA}$			0.5	V
I _I	Input current at maximum input voltage		V _{CC} = MAX,	V ₁ = 5.5 V			1	mA
		Any S input	t	V ₁ = 2.7 V	<u> </u>		50	
IIН	High-level input current	Cn	V _{CC} = MAX,				250	μΑ
		All others					-1.2 3.4 3.4 0.5 1 50 250 200 -2 -8 -6 -100	
		Any S input					-2	
HL	Low-level input current	Cn	V _{CC} = MAX,	V ₁ = 0.5 V			-8	mA
		SN54S381 V() SN74S381 V() V()					-6	
los	Short-circuit output current§		V _{CC} = MAX		-40		-100	mA
Icc	Supply current		V _{CC} = MAX			105	160	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{ C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
[†] PLH	C _n	Any F			10	17	
^t PHL	On	Ally			10	17	ns
^t PLH	Any A or B	G	1		12	20	
t _{PHL}	Ally A or B	9		***************************************	12	20	ns
t _{PLH}	Any A or P	See N	$C_{L} = 15 pF$, $R_{L} = 280 \Omega$,		11	18	
t _{PHL}	Ally A OI B		See Note 3		11	18	i ns
^t PLH	A. a. D.		1		18	27	
[†] PHL	A _i or B _i	Fi			16	25	ns
^t PLH	Any S	A	1		18	30	
^t PHL	Ally 5	Any			18	30	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



^{2.} This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each A input in conjunction with its respective B input; for example A0 with B0, etc.

 $[\]ddagger$ AII typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

[§]Not more than one output should be shorted at a time.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated